38.2. Verilog HDL - Delay controls - regular , intra-assignment , zero - assignment delays