Demonstration of MobileNet Convolutional Neural Network Running on FPGA-Based RISC-V Processor
Demonstration of MobileNet Convolutional Neural Network Running on FPGA-Based RISC-V Processor
|
Yükleniyor...
Lütfen bekleyiniz...
Type
Size

 İlgili Videolar

Demonstration of MobileNet Convolutional Neural Network Running on FPGA-Based RISC-V Processor

Demonstration of MobileNet Convolutional Neural Network Running on FPGA-Based RISC-V Processor

|
Accelerating Neural Networks using RISC-V and Open Standard Software

Accelerating Neural Networks using RISC-V and Open Standard Software

|
Convolutional neural network acceleration on FPGA - Mykola Morhunenko

Convolutional neural network acceleration on FPGA - Mykola Morhunenko

|
FPL2021-An FPGA-based MobileNet Accelerator Considering Network Structure Characteristics

FPL2021-An FPGA-based MobileNet Accelerator Considering Network Structure Characteristics

|
PSM Short Video 2019 NEOH SOON DIAN [FPGA Based Convolutional Neural Network using SDSoC]

PSM Short Video 2019 NEOH SOON DIAN [FPGA Based Convolutional Neural Network using SDSoC]

|
RISC-V on FPGA demo (2018)

RISC-V on FPGA demo (2018)

|
Mask behaviour recognition using SSD and MobileNet

Mask behaviour recognition using SSD and MobileNet

|
L12a Deep Learning On FPGA Slide 28 to End

L12a Deep Learning On FPGA Slide 28 to End

|
Post-Train Adaptive MobileNet for Fast Anti-Spoofing (keynote)

Post-Train Adaptive MobileNet for Fast Anti-Spoofing (keynote)

|
Open-Source Tools for Neural Network Inference on FPGAs

Open-Source Tools for Neural Network Inference on FPGAs

|
CFU Playground: Model-specific Acceleration on FPGAs - Timothy Callahan & Alan V. Green, Google

CFU Playground: Model-specific Acceleration on FPGAs - Timothy Callahan & Alan V. Green, Google

|
MobilenetV2-SSDLite FPGA demo

MobilenetV2-SSDLite FPGA demo

|
RISC-V Summit 2019: 26 Scalable, Configurable Neural Network Accelerator Based on RISC V Core

RISC-V Summit 2019: 26 Scalable, Configurable Neural Network Accelerator Based on RISC V Core

|
tinyML Talks Pakistan: FFConv: An FPGA-based Accelerator for Fast Convolution Layers in...

tinyML Talks Pakistan: FFConv: An FPGA-based Accelerator for Fast Convolution Layers in...

|
(EN) Accelerating RISC V AI and IoT Development with Andes Software Solutions

(EN) Accelerating RISC V AI and IoT Development with Andes Software Solutions

|
Verification of NVDLA small version with RISC-V Controller, using EFM-03, USB-based FPGA (Artix-7).

Verification of NVDLA small version with RISC-V Controller, using EFM-03, USB-based FPGA (Artix-7).

|
Bruise Duck Detection with SSD MobileNet V2

Bruise Duck Detection with SSD MobileNet V2

|
FPGA Based Implementation of a CNN Architecture for the On Board Processing of Very High Resolution

FPGA Based Implementation of a CNN Architecture for the On Board Processing of Very High Resolution

|
Build a 2D convolutional neural network, part 8: Training code setup

Build a 2D convolutional neural network, part 8: Training code setup

|
MobileNet (v2)-YOLOv2 (8 Blocks)

MobileNet (v2)-YOLOv2 (8 Blocks)

|
Copyright. All rights reserved © 2025
Rosebank, Johannesburg, South Africa