Developing and testing TensorFlow Lite Micro edge AI algorithms on RISC-V and FPGAs
Developing and testing TensorFlow Lite Micro edge AI algorithms on RISC-V and FPGAs
|
Yükleniyor...
 Hızlı erişim için Tubidy'yi favorilerinize ekleyin.
Lütfen bekleyiniz...
Type
Size

 İlgili Videolar

Developing and testing TensorFlow Lite Micro edge AI algorithms on RISC-V and FPGAs

Developing and testing TensorFlow Lite Micro edge AI algorithms on RISC-V and FPGAs

|
Developing and testing TensorFlow Lite edge AI algorithms without need for hardware using Renode

Developing and testing TensorFlow Lite edge AI algorithms without need for hardware using Renode

|
An Efficient Implementation of TensorFlow Lite for RISC-V Vectors - Mostafa Hagog, SiFive

An Efficient Implementation of TensorFlow Lite for RISC-V Vectors - Mostafa Hagog, SiFive

|
Building an Open Edge Machine Learning Ecosystem with RISC-V, Zephyr TensorFlow, and Renode

Building an Open Edge Machine Learning Ecosystem with RISC-V, Zephyr TensorFlow, and Renode

|
AI-RISC - Custom Extensions to RISC-V for Energy-efficient AI Inference at the Edge... Vaibhav Verma

AI-RISC - Custom Extensions to RISC-V for Energy-efficient AI Inference at the Edge... Vaibhav Verma

|
tinyML Summit 2021 tiny Talks: Supporting Tensorflow Lite MCU in tiny low power FPGAs

tinyML Summit 2021 tiny Talks: Supporting Tensorflow Lite MCU in tiny low power FPGAs

|
Using CI-based workflow with Renode in bringing TensorFlow Lite to Zephyr

Using CI-based workflow with Renode in bringing TensorFlow Lite to Zephyr

|
Edge Machine Deep Learning on FPGA

Edge Machine Deep Learning on FPGA

|
RISC V & SoC Architectural Exploration for AI and ML accelerators

RISC V & SoC Architectural Exploration for AI and ML accelerators

|
Tensorflow Lite Micro

Tensorflow Lite Micro

|
tinyML Talks Manuele Rusci: GAP8: A Parallel, Ultra-low-power and flexible RISC-V based IoT...

tinyML Talks Manuele Rusci: GAP8: A Parallel, Ultra-low-power and flexible RISC-V based IoT...

|
"TFLite Micro Benchmarks" by Nat Jeffries (Google)

"TFLite Micro Benchmarks" by Nat Jeffries (Google)

|
tinyML Research Symposium 2021: hls4ml: An Open-Source Co-Design Workflow to Empower Scientific...

tinyML Research Symposium 2021: hls4ml: An Open-Source Co-Design Workflow to Empower Scientific...

|
TestRIG Using RVFI DII to eliminate the Test gap between specification and implementation

TestRIG Using RVFI DII to eliminate the Test gap between specification and implementation

|
Esperanto’s Custom RISC-V ISA Extensions for Energy-Efficient Machine Learning Applic... Jayesh Iyer

Esperanto’s Custom RISC-V ISA Extensions for Energy-Efficient Machine Learning Applic... Jayesh Iyer

|
SensiML-QORC Tutorial #2 - Incorporating TensorFlow Lite NNs into SensiML

SensiML-QORC Tutorial #2 - Incorporating TensorFlow Lite NNs into SensiML

|
tinyML Talks Michael Gielda: Running TF Lite on Microcontrollers without hardware in Renode

tinyML Talks Michael Gielda: Running TF Lite on Microcontrollers without hardware in Renode

|
Lightning Talk: Software Development for ML and RISC-V Vector Acceler... Lee Moore & Simon Davidmann

Lightning Talk: Software Development for ML and RISC-V Vector Acceler... Lee Moore & Simon Davidmann

|
Linux on Open Hardware with RISC V

Linux on Open Hardware with RISC V

|
tinyML Talks: CFU Playground: Customize Your ML Processor for Your Specific TinyML Model

tinyML Talks: CFU Playground: Customize Your ML Processor for Your Specific TinyML Model

|
Copyright. All rights reserved © 2025
Rosebank, Johannesburg, South Africa

Favorilere Ekle