What is the difference between 1 and 1'b1 in Verilog ? || Concatenation Problems { }